Abstract-In the present work three dimensional process and device simulations were employed to study the performance variations with RTA. It is observed that with the increase in RTA temperature, the arsenic dopants from the source /drain region diffuse laterally under the spacer region and simultaneously acceptors (Boron) are redistributed from the central axis region of the fin towards the Si/SiO2 interface. As a consequence both drive current and peak cut-off frequency of an n-FinFET are observed to improve with RTA temperatures. Volume inversion and hence the flow of carries through the central axis region of the fin due to reduced scattering was found behind the performance improvements with increasing RTA temperature.
I. INTRODUCTION
As an inevitable consequence of the continuous downscaling throughout the last few decades, conventional complementary-metal-oxide-semiconductor (CMOS) process technology is facing fundamental limits of material and process [1] . Even, application of new channel materials and gate insulator cannot meet all the ITRS projections below 65 nm CMOS technology generation with conventional structures [2, 3] . Nonclassical structures are emerging as potential solution to these technological roadblocks [4] [5] [6] . FinFET ( Fig. 1(a) ), a promising candidate among the non-classical structures, is making its place by manifesting superior scalability, improved performance, immunity to short channel effects and feasibility to the existing process technology with few mask level modifications [7] . In non-classical architectures, such as FinFET, dopant redistribution inside a 3D structure with feature-size below 65 nm is an important issue because it will govern complex channel profile as well as over all device performance.
FinFETs can be categorized as either double gate (DG) or triple gate (TG) depending upon the top-wall oxide layer thickness. In DG FinFET thick top-wall oxide layer ( Fig. 1(b) ) electrically isolates the top gate from the channel, where as, in TG FinFET, the oxide layer ( Fig. 1(c) [8] is found to occur in such devices. Volume inversion is a phenomenon in which inversion carriers are not confined near the Si/SiO 2 interface, as predicted by classical device physics, but rather at the center of the fin. The carriers from the volume inversion region experience scattering from the implanted impurities (here it is Boron). These implanted impurities get redistributed with any heat cycle, such as RTA. RTA helps in dopantactivation but simultaneously causes lateral spreading of dopants inside the device. Thus complex three dimensional channel profile and hence the device performance is controlled by RTA. In the present work RTA temperature was varied for a triple gate FinFET, keeping other process and structural parameters intact. 
II. THREE DIMENSIONAL PROCESS AND
DEVICE SIMULATION:
3D Process Simulation
The three dimensional TG FinFET structure was simulated using Taurus TM , a three dimensional process and device simulator from Synopsys [9] . The key process steps used in the simulation are -silicon on insulator (SOI) substrate with 100 nm buried oxide (BOX) and 45 nm silicon layer, 65 nm hard mask (TEOS) deposition, patterning of silicon fin by dry etching, channel implantation with Boron (energy = 20 keV, dose = 4.5 x 10 13 cm -2 ), 3 nm gate oxide, 100 nm poly-silicon (phosphorous doping of 10 20 cm -3 ) gate deposition, 65 nm hard-mask (TEOS) deposition, patterning of gate by dry etching, deposition of 25 nm nitride spacer, selective epitaxy for raised source/drain of 60 nm, source/drain implantation with arsenic (energy = 50 keV , dose = 3 x 10 15 cm -2 ) and junction anneal (RTA) . The process flow is shown Fig. 2 . 
Benchmarking
The simulated structure was benchmarked using available experimental data [4] of a FinFET with W fin = 20 nm, H fin = 45 nm and L g = 20 nm and gate oxide thickness (t ox ) = 3 nm. The corresponding I ds vs. V gs is shown in Fig. 3 . Then the RTA temperature was varied for a 65 nm node [10] FinFET with W fin = 10 nm, H fin = 50 nm, L g = 25 nm and t ox = 1.1 nm. Device simulation includes quantum confinement effect, band-gap narrowing effect, low and high field mobility and recombination effects. Threshold voltage was extracted according to the convention mentioned in [4] . This decreases effective channel length (
III. RESULTS AND DISCUSSION
Lateral diffusion of dopants is more probable to create underlap than overlap region. Fig. 5 (a) shows acceptor (Boron) doping concentration profile from the top SiO 2 /Si interface to the bottom Si/BOX interface of the fin at the middle of the vertical plane equidistant from source and drain at various RTA temperatures. It is observed from the figure that the acceptor doping was not varied significantly with the increase in annealing temperature around the top Si/SiO 2 interface. It also shows that the acceptor doping concentration is higher in the lower half of the fin as acceptor doping at the middle of the fin starts to decrease and simultaneously acceptor doping near vertical Si/SiO 2 interface starts to increase. It implies that with increase of RTA temperature the acceptors diffuse laterally from middle of the fin towards the sidewalls. This redistribution can be explained using the theory of diffusion. According to Fair's model of diffusion the Boron is assumed to diffuse exclusively through vacancy mechanism. The extrinsic diffusivity of boron is given by
where p is the hole concentration, n i is intrinsic concentration ( are the coefficient of boron-neutral-point defect pair and boron-positivelycharged point defect pairs (where 3.46 in the exponential part is the activation energy in eV) [11] . Boron has a tetrahedral radius of 0.82 nm vs. 1.18 nm for silicon. Thus Boron acts as a fast diffuser. From equation (1) it can be seen that the diffusivity of the boron increases with the increase in temperature. Thus with the increase in RTA temperature the diffusivity of the boron increases and they diffuse from central-axis region of the fin towards sidewalls.
Similar behavior of acceptors was observed near the top Si/SiO 2 interface with respect to the horizontal plane at the middle of the fin. Thus it may be summarized that acceptor impurities diffuses from the central-axis region of the fin to outwards with the increase in RTA temperature. With the increase in RTA temperature the volume inversion [8] was found to occur inside the fin. increase in the drain current may also be attributed to the volume inversion. As more number of acceptors move from central-axis-region of the fin towards the Si/SiO 2 interface with increasing RTA temperature, scattering becomes less in the central-axis region of the fin, hence the carriers from the volume/bulk inversion region reinforce drain current with increasing RTA temperature. Fig. 7 shows the potential variation in between two vertical gates at various RTA temperatures. It can be observed from Fig. 7 that the potential is lowered with the increase in RTA temperature. The separation between the two consecutive potential curves is less near the Si/SiO 2 interface and more at the central-axis region of the fin. It implies that the lowering of the potential is much more in the central-axis region of the fin than at the interface. characteristics ( Fig. 6 (a) ). The drain current has been observed to increase with increasing annealing temperature. It should be noted that the current is the net flow of carriers across the channel and therefore, the variation of acceptor doping concentration from the top towards bottom interface is insignificant in estimating such net currents. The threshold voltage may be higher near the bottom interface since this region has higher acceptor density and hence less surface potential for a given gate bias. Moreover, the acceptor doping concentration near the bottom has been observed to be reduced with increasing annealing temperature (see Fig.  5 (a), (b)). Thus, the little reduction of threshold voltage with annealing temperature is attributed to the increase of acceptor doping concentration with the increase of annealing temperature. Fig. 9 shows the variation of total gate capacitance with gate voltage at various RTA temperatures. It can be observed from Fig. 9 that total gate capacitance at any fixed gate voltage, increases with RTA temperature below the gate voltage of 1.2 V. This increase may be attributed to the decrease in depletion layer thickness with increase in acceptors near Si/SiO 2 interface, as given by the following equation [13] . where, Si ε is the permittivity of the Si, s ψ is the surface potential and q is the electronic charge. Cut-off frequency [5] of a FinFET is defined as
where, g m is the transconductance and C gg is total gate capacitance of the device. The above equation clearly indicates that cutoff frequency increases with the increase in g m and decrease with the increase in C gg . Fig. 10 shows the variation of cut-off frequency with drain current at various RTA temperatures. It is indicative from Fig. 10 that peak cut-off frequency increases with the increase in RTA temperature. Increase in RTA temperature drives the acceptors towards the Si/SiO 2 interface and carriers experience less scattering in the region away from the Si/SiO 2 interface. Consequently the central-axis region of the fin offers higher mobility and higher transconductance. Total gate capacitance and transconductance both increase with RTA temperature but the increment rate of transconductance is higher than that of the total gate capacitance. Thus increase in the cut-off frequency with increasing RTA temperature may be attributed increase of transconductance.
IV. CONCLUSIONS
FinFET has a non-planer structure and complex channel profile which is influenced by RTA temperature. Increase in RTA temperature drives acceptors from the central-axis region of the fin towards the Si/SiO 2 interface. The drive current increases with the increase in RTA temperature, through volume inversion due to the increase in mobility in the central-axis region of the fin as well as due to shortening of channel length by the lateral diffusion of Arsenic dopants under the spacer region. Decrease in threshold voltage with increasing RTA temperature is attributed to simultaneous increase in Boron doping concentration near the Si/SiO 2 interface and decrease in potential ( B ψ ). The increase in cutoff frequency with increasing RTA temperature is attributed to the increase in transconductance due to reduced scattering in the central-axis region of the fin. From the obtained results in the considered temperature region it is observed that 1050 o C annealing temperature provides higher transconductance, mobility and higher cut-off frequency.
